

# RISC-V Geneology



*Tony Chen  
David A. Patterson*

Electrical Engineering and Computer Sciences  
University of California at Berkeley

Technical Report No. UCB/EECS-2016-6  
<http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.html>

January 24, 2016

Copyright © 2016, by the author(s).  
All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

## Introduction

RISC-V is an open instruction set designed along RISC principles developed originally at UC Berkeley<sup>1</sup> and is now set to become an open industry standard under the governance of the RISC-V Foundation ([www.riscv.org](http://www.riscv.org)). Since the instruction set architecture (ISA) is unrestricted, organizations can share implementations as well as open source compilers and operating systems. Designed for use in custom systems on a chip, RISC-V consists of a base set of instructions called RV32I along with optional extensions for multiply and divide (RV32M), atomic operations (RV32A), single-precision floating point (RV32F), and double-precision floating point (RV32D). The base and these four extensions are collectively called RV32G.

This report discusses the historical precedents of RV32G. We look at 18 prior instruction set architectures, chosen primarily from earlier UC Berkeley RISC architectures and major proprietary RISC instruction sets. Among the 122 instructions in RV32G:

- 6 instructions do not have precedents among the selected instruction sets,
- 98 instructions of the 116 with precedents appear in at least three different instruction sets.

If you are aware of instruction set architectures that are forefathers of RV32G instructions that we list with few or no precedents, please contact an author ([pattrsn@cs.berkeley.edu](mailto:pattrsn@cs.berkeley.edu)).

## Methodology

We consider instructions precedents if the instruction implements the same behavior as the corresponding RISC-V instruction. We label instructions that appear in at least three of the listed instruction set architectures *standard*, call instructions that appear in one or two *infrequent*, and those without precedent *unique*. The table below lists the 18 comparison instruction sets in this report.

Year Published	Instruction Set Architecture	Year Published	Instruction Set Architecture
1964	CDC 6600 [1]	1992	DEC Alpha [12]
1981	RISC I [2] / RISC II [3]	1992	MIPS III [13]
1984	SOAR (RISC III) [4]	1992	IBM PowerPC [14]
1984	Intel i960 [5]	1992	Torrent T0 [15][16][17]
1985	IBM RP3 [6][7]	1994	MIPS IV [18]
1987	ARMv2 [8]	1995	PA-RISC 2.0 [19]
1988	SPUR (RISC IV) [9]	1997	Hitachi SH-4 [20]
1990	DLX [10]	2002	ARMv6 [21]
1990	SPARCv8 [11]	2003	Cray X1 [22]

---

<sup>1</sup> Waterman, A., Lee, Y., Patterson, D.A. and Asanovic, K., 2011. The RISC-V instruction set manual, volume i: Base user-level ISA. *EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2011-62*.



# Instruction Set Lineage

**Notes:**  
1. IBM RP3 augments the IBM RT/PC architecture with fetch-and-op functions.  
2. To use TO, you must have the IBM PC II instruction set.

- Torrent T0 supplements the MIPS II instruction set.  
Specific instruction: ADD Rx, R15, 8\_bit\_immediate-807. R15 is the PC. The CPYRSB and CPYRSBE operate on the extended format as SETRIT and CIRIT.

CPYHSE and CPYHSRE operate on the extended format, so SETBIT and CURR1 instructions must be used before operating upon single and double floating-point numbers. The result of the operation is placed in the register specified by the operand.

`INT_TO_EXTENDED` requires an `EXTENDED_TO_SINGLE` or `EXTENDED_TO_DOUBLE` to convert from integer to single or double and converting floating point to integer requires `SINGLE_TO_INT`.

## Results

The table on the prior page lists all the RV32G instructions in the rightmost column, with the 18 earlier ISAs in the columns to the left. The relevant precedents of an RV32G instruction are listed in each row. Some instruction sets contain multiple instructions that implement similar behavior to a RISC-V instruction, so we list them all using a “/” to separate them

## Standard RV32G Instructions

The following 98 of the 122 RV32G instructions are considered standard instructions, common to almost all instruction set architectures.

1. LUI	26. SRAI	51. SC.W	76. FRFLAGS
2. JAL	27. ADD	52. AMOSWAP.W	77. FSRMI
3. JALR	28. SUB	53. AMOADD.W	78. FSFLAGSI
4. BEQ	29. SLL	54. FLW	79. FLD
5. BNE	30. SLT	55. FSW	80. FSD
6. BLT	31. SLTU	56. FMADD.S	81. FMADD.D
7. BGE	32. XOR	57. FMSUB.S	82. FMSUB.D
8. BLTU	33. SRL	58. FNMSUB.S	83. FNMSUB.D
9. BGEU	34. SRA	59. FNMADD.S	84. FNMADD.D
10. LB	35. OR	60. FADD.S	85. FADD.D
11. LH	36. AND	61. FSUB.S	86. FSUB.D
12. LW	37. FENCE	62. FMUL.S	87. FMUL.D
13. LBU	38. FENCE.I	63. FDIV.S	88. FDIV.D
14. LHU	39. SCALL	64. FSQRT.S	89. FSQRT.D
15. SB	40. SBREAK	65. FSGNJ.S	90. FSGNJ.D
16. SH	41. RD_CYCLE	66. FSGNJN.S	91. FSGNJN.D
17. SW	42. RD_TIME	67. FCVT.W.S	92. FCVT.S.D
18. ADDI	43. RD_INSTRUCTION	68. FMV.X.S	93. FCVT.D.S
19. SLTI	44. MUL	69. FEQ.S	94. FEQ.D
20. SLTIU	45. MULH	70. FLT.S	95. FLT.D
21. XORI	46. MULHU	71. FLE.S	96. FLE.D
22. ORI	47. DIV	72. FCVT.S.W	97. FCVT.W.D
23. ANDI	48. DIVU	73. FMV.S.X	98. FCVT.D.W
24. SLLI	49. REMU	74. FRC_CSR	
25. SR LI	50. LR.W	75. FRRM	

## Infrequent RV32G Instructions

Here are six categories containing 18 RV32G instructions that have one or two precedents.

- **AUIPC - Add Upper Immediate to PC**

The ARM instruction set contains a versatile ADD instruction which can shift and add an immediate to a register. Register R15 has been the program counter register as early as ARMv2.

- **RDTIMEH** - write a 32-bit register with the value from bits 63-32 of the counter containing the the wall clock time (**TIME**).

Move From Time Base Upper (MFTBU) in PowerPC is the precedent.

- **MULHSU** - returns the upper 32 bits of the 64-bit product for signed×unsigned integer operand multiplication.

The precedent instruction was FXMUL from the Torrent computer.

- **FMAX.{S/D}/FMIN.{S/D}/FCLASS.{S/D}** - FMIN.S/D and FMAX.S/D write the smaller or larger of rs1 and rs2 to rd. FCLASS.S/D examines the value in rs1 and writes to integer register rd a 10-bit mask that indicates the Fl. Pt. number class.

The instructions are recommended in the IEEE 754-1985 standard, but were not required until the IEEE 754-2008 revision. IBM PowerPC implements FMAX and FMIN using its FSEL instruction. The Intel i960 implemented the recommended FCLASS instruction.

- **FCVT.WU.{S/D},FCVT.{S/D}.WU** - convert floating point to unsigned integers and unsigned integers to floating point.

PA-RISC 2.0 implemented these instructions in 1995, but many instruction sets emulate these instructions as shown below:

```
max = 0x80000000
if (f < max) u = float2int(f);
else u = max + float2int(f - max);
```

- **AMO{AND/OR/XOR/MIN/MAX}.W** - atomic memory operation (AMO) instructions perform read-modify-write operations for synchronization.

IBM RP3 implemented fetch-and-AND, fetch-and-OR, fetch-and-MIN, and fetch-and-MAX. RP3 is based on the IBM RT/PC instruction set. AMOXOR appeared only in the Cray X1 architecture.

## Unique RV32G Instructions

Here are the three categories containing the six RV32G instructions that have no known precedents.

- **AMO{MINU/MAXU}.W** - AMO instructions perform read-modify-write operations.

The unsigned versions of minimum and maximum (AMOMINU and AMOMAXU) do not appear in any of the listed instruction sets.

- **RD{CYCLEH/INSTRETH}** - write a 32-bit register with the value from bits 63-32 of the counter containing the number of clock cycles (**CYCLE**) or the number of instructions retired (**INSTRET**).

The RISC-V performance counters are 64 bits wide, but RV32G is a 32-bit ISA. To accommodate these counters, they must be read in 32-bit chunks. Performance counters are often implementation specific, so many instruction sets only provide methods to supply these operations.

- **FSGNJP.{S/D}** - takes all bits except the sign bit from operand rs1, with the sign bit set from the XOR of the sign bits of operands rs1 and rs2.

An instruction that has no precedent in the listed ISAs, FSGNJP can be used to perform the floating point pseudo-op, FABS, which takes the absolute value of the floating point number in a source register and stores it in the destination register.

## Conclusion

Half of the infrequent floating-point instructions were suggested but not required floating-point operations in the IEEE 754-1985 standard, thus did appear in many instruction sets. In the future, we will try to find more precedents for the 18 infrequent instructions and the 6 unique ones. If you have suggestions, please contact an author ([pattrsn@cs.berkeley.edu](mailto:pattrsn@cs.berkeley.edu)).

## Bibliography

- [1] *Control Data 6400/6500/6600 Computer Systems Reference Manual*, 4<sup>th</sup> ed., Control Data Corp., St. Paul, MN, Feb. 1967 [Online]. Available: <http://www.ygdes.com/CDC/cdc6600.html>
- [2] C. H. Séquin and D. A. Patterson, “Design and Implementation of RISC I,” University of California, Berkeley, Berkeley, CA, Tech. Rep. UCB/CSD-82-106, Oct. 1982, [Online]. Available: <http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/5449.html>
- [3] R. W. Sherburne et al., “A 32-Bit NMOS Microprocessor with a Large Register File,” *IEEE J. Solid-State Circuits*, vol. SC-19, no. 5, pp. 682-689, Oct. 1984.
- [4] A. D. Samples et al., “SOAR Architecture,” University of California, Berkeley, Berkeley, CA, Tech. Rep. UCB/CSD-85-226, 1985, [Online]. Available: <http://www.eecs.berkeley.edu/Pubs/TechRpts/1985/5940.html>
- [5] *80960 Programmer’s Reference Manual*, Intel Corp., Santa Clara, CA, 1988, [Online]. Available: <http://www.bitsavers.org>
- [6] G. S. Almasi and S. L. Harvey, “RP3,” in International Specialist Seminar on the Design and Application of Parallel Digital Processors, Lisbon, Portugal, 1988, pp. 67-73.
- [7] W. C. Brantley et al., “The RP3 Processor-Memory Element,” in Proc. 1985 International Conf. on Parallel Processing, 1985, pp. 782-789.
- [8] P. J. Cockerell, *ARM Assembly Language Programming*. Hemel Hempstead, England: Computer Concepts Ltd., 1987.

- [9] M. D. Hill et al., “SPUR: A VLSI Multiprocessor Workstation,” University of California, Berkeley, Berkeley, CA, Tech. Rep. UCB/CSD-86-273, Dec. 1985, [Online]. Available: <http://www.eecs.berkeley.edu/Pubs/TechRpts/1985/6083.html>
- [10] J. L. Hennessy and D. A. Patterson, “The DLX Architecture,” in *Computer Architecture: A Quantitative Approach*. San Mateo, CA: Morgan Kaufmann Publishers, Inc., 1990, pp. 160-167.
- [11] *The SPARC Architecture Manual Version 8*, SPARC International, Inc., Menlo Park, CA, 1992, [Online]. Available: <http://www.gaisler.com/doc/sparcv8.pdf>
- [12] *Alpha Architecture Reference Manual*, Digital Equipment Corp., Burlington, MA, 1992, [Online]. Available: <http://www.bitsavers.org>
- [13] *MIPS R4000 Microprocessor User’s Manual*, 2<sup>nd</sup> ed., MIPS Technologies, Inc., Mountain View, CA, 1994, [Online]. Available: [http://groups.csail.mit.edu/cag/raw/documents/R4400\\_Uman\\_book\\_Ed2.pdf](http://groups.csail.mit.edu/cag/raw/documents/R4400_Uman_book_Ed2.pdf)
- [14] *The PowerPC Architecture: A Specification for a New Family of RISC Processors*, 2<sup>nd</sup> ed., International Business Machines, Inc., Austin, TX, 1994, [Online]. Available: <http://www.bitsavers.org>
- [15] K. Asanovic and J. Beck, “Torrent Architecture Manual,” UC Berkeley, Tech. Rep. UCB/CSD-97-930, Jan. 1997. [www.eecs.berkeley.edu/Pubs/TechRpts/1997/5413.html](http://www.eecs.berkeley.edu/Pubs/TechRpts/1997/5413.html)
- [16] *R6000 CPU Chip Spec*, MIPS Computer Systems, Inc., Sunnyvale, CA, 1987, [Online]. Available: <https://www.linux-mips.org/wiki/R6000>
- [17] *R6010 CPU Floating-Point Controller*, MIPS Computer Systems, Inc., Sunnyvale, CA, 1987, [Online]. Available: <https://www.linux-mips.org/wiki/R6000>
- [18] *MIPS IV Instruction Set*, 3<sup>rd</sup> ed., MIPS Technologies, Inc., Mountain View, CA, 1995, [Online]. Available: <http://www.cs.cmu.edu/afs/cs/academic/class/15740-f97/public/doc/mips-isa.pdf>
- [19] *PA-RISC 2.0*, Hewlett-Packard Company, 1995, [Online]. Available: [https://parisc.wiki.kernel.org/index.php/Technical\\_Documentation](https://parisc.wiki.kernel.org/index.php/Technical_Documentation)
- [20] *SH-4 CPU Core Architecture*, STMicroelectronics and Hitatchi, Ltd., 2002, [Online]. Available: [http://www.st.com/st-web-ui/static/active/en/resource/technical/document/user\\_manual/CD00147165.pdf](http://www.st.com/st-web-ui/static/active/en/resource/technical/document/user_manual/CD00147165.pdf)
- [21] *ARM Architecture Reference Manual*, Rev. I, ARM, Ltd., Cambridge, England, 2005.
- [22] *Cray Assembly Language (CAL) for Cray X1 Systems Reference Manual*, Cray Inc., 2003, [Online]. Available: <http://docs.cray.com/books/S-2314-51>